


CS631-01 Cache Simulation

Analysis

~~AUIPE~~

Cache



memory requests

$$\text{hit rate} = \frac{\# \text{ hits}}{\# \text{ reqs}}$$

$$\text{miss rate} = \frac{\# \text{ misses}}{\# \text{ reqs}}$$

Direct Mapped

4 word cache




addr assume addr is word aligned

$$\text{addr_word} = \text{addr} / 4$$

byte


$$\text{Slot_index} = \text{addr_word} \% 4$$

memory



N
of slot in cache


address
63



$$\text{Slot index} = (\text{addr} \gg 2) \& 0b11$$

$$\text{tag} = \text{addr} \gg 4$$

Memory



byte
addr

word
addr

Direct Mapped Pseudo Code

```
tag = addr >> 4;
```

```
index_mask = 0b11
```

```
slot_index = (addr >> 2) & index_mask
```

```
slot = cache[slot_index];
```

```
if (slot.valid == 1 && slot.tag == tag) {
```

```
    // hit
```

```
    return slot.data
```

```
} else {
```

```
    // miss
```

```
    slot.data = *((uint32_t) addr)
```

```
    slot.tag = tag
```

```
    slot.valid = 1
```

```
}
```

Principles of locality

temporal

spatial

slots array



hit

data = slot.block[0];
↑
x


block size = 4

Miss

addr


Cache

read entire block into cache slot




Memory

Fully Associative Cache




Set Associative Cache



2-way

n-way set associative cache

addr



SA Pseudo Code Lookup

```
num-sets = 1;
num-ways = 2;
addr-tag = addr >> 3;
set-index = (addr >> 2) & 0b1;
set-base = set-index * 2;
for (i = 0; i < 2; i++) {
    slot = cache[set-base + i];
    if (slot.valid && slot.tag == tag)
        // hit
        slot.timestamp = num-sets;
    return slot.data;
}
```



```
}
// miss
slot = find-lru-in-set(cache, set-base);
slot.data = *(uint32_t*) addr;
slot.tag = tag;
slot.timestamp = num-sets;
return slot.data;
```