


CS631-01 Cache Simulation

Analysis

~~AUTPC~~

Cache



memory requests

$$\text{hit rate} = \frac{\# \text{ hits}}{\# \text{ reqs}}$$

$$\text{miss rate} = \frac{\# \text{ misses}}{\# \text{ reqs}}$$

Direct Mapped
Valid


4 word cache



addr assume addr is word aligned

measured

$$\text{addr_word} = \text{addr} / 4 \text{ byte}$$



$$\text{Slot_index} = \text{addr_word \% 4}$$


\overline{N}
of slot in cache



$$\text{Slot index} = (\text{addr} \gg 2) \& 0b11$$

$$\text{tag} = \text{addr} \gg 4$$

Memory



byte
addr

word
addr

Direct Mapped Pseudo Code

$tag = addr \gg 4;$

$index_mask = 0b11$

$slot_index = (addr \gg 2) \& index_mask$

$slot = cache[slot_index];$

$\text{if } (slot.valid == 1 \text{ and } slot.tag == tag) \{\;$

// hit

return slot.data

$\}$ else $\{\;$

// miss

$slot.data = *(((\text{uint32}*)addr)$

$slot.tag = tag$

$slot.valid = 1$

3

Principles of locality

temporal


spatial

Block size



addr

$$\text{addr_word} = \text{addr} / 4$$



$$\text{slot_idx} = \text{addr_word} \% 4 / 16$$

$$\text{slot_idx} = \text{addr} \gg \frac{4}{\text{bytes}}$$

slots array



hit

data = slot.block[0];
↑
x


block size
= 4

miss

addr


Cache

fixed
entire
block
into
cache
slot




memory

Fully Associative Cache




Set Associative Cache



$2 - \text{way}$
 $n - \text{way}$ Set associative cache

add/



SA Pseudo Code Look up

`num-refs += 1;`

`num-ways = 2;`

`addr-tag = addr >> 3`

`set-index = (addr >> 2) & 0b1`

`set-base = set-index * 2`

`for (i=0; i < 2; i++) {`

`slot = cache[set-base + i]`

`if (slot.valid & slot.tag == tag)`

`// hit`

`slot.timestamp = num-refs;`

`return slot.data`

`}`

`// miss`

`slot = find-free-in-set(cache, set-base)`

`slot.data = *(uint32_t*) add`

`slot.tag = tag`

`slot.timestamp = num-refs`

`return slot.data`

